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ABSTRACT 
Stable and precision voltage references are an integral part of many analog and 
mixed-signal integrated circuits. Bandgap references have been widely used for precision 
on-chip voltage sources in both bipolar and CMOS processes. Conspicuously absent in the 
literature are explicit relationships between the output voltage and temperature of bandgap 
references. Temperature characteristics of bipolar junction transistors (BJT's) are developed 
to explicitly characterize the I-V relationship of BJT's. Based on this characterization, an 
explicit relationship for the output voltage of a popular bandgap reference structure is 
developed. Within the context of this explicit relationship, temperature stability properties 
of references are explored. 
Also included in this work is the introduction of a new digital calibration algorithm 
for pipeline ADCs and an order-dependent layout strategy that inherently cancels high-order 
gradient effects. The digital calibration algorithm does not require perturbation of the signal 
path through the pipeline and requires only code density test data generated from applying a 
simple non-critical test signal at the input. This calibration algorithm can be used to 
calibrate a multitude of ADC architectures. As a practical example, this method is used to 
calibrate a sub-radix pipeline ADC with minimal digital circuit overhead. By incorporating 
this calibration algorithm as part of the design process, the design requirements of the 
analog part of an ADC can be relaxed. The nth order central-symmetrical layout method 
provides cancellation of all spatial gradients up to nth order by using 2" unit cells in each 
element for pair-wise element matching. This method is useful for the layout of matching 
critical devices in high-precision circuits. 
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CHAPTER 1 INTRODUCTION 
Since the birth of the first transistor in Bell Laboratories in 1947, the semiconductor 
industry has experienced explosive growth which has caused dramatic changes to peoples' 
daily life. Nowadays, integrated circuits (IC's) are present in many places from cell phones 
and PCs to large computer controlled systems such as aircraft and satellites. Advances in 
both design and fabrication technologies are doubling the integration density every 24 
months as Moore predicted forty years ago. As a result, more functions are being integrated 
into a smaller chip area and improvements in speed and power dissipation are continuously 
being made. Paralleling the rapid development of the semiconductor industry, analog and 
mixed signal systems (AMS) are gaining a lot of attention. The unrelenting pursuit for 
improvements in system performance is resulting in more stringent linearity, noise, and 
power consumption requirements. However, the design of these AMS systems is still pretty 
much manual because the large amounts of innovation, creativeness, and performance 
tradeoffs required in these designs is difficult to capture in a synthesis-based computer-aided 
design (CAD) framework. As feature sizes continue to shrink, both device characterization 
and process control become more difficult, making the design job even more challenging. 
My work at Iowa State University has been focused on several challenges related to 
the design of high performance circuits. The major part of this thesis will be focused on 
explicit characterization of bandgap references. A stable and precision voltage reference or 
current reference is essential in many analog and mixed-signal integrated circuits and 
systems. The increasing performance requirements of these circuits driven by a host of 
lucrative applications have raised the accuracy and temperature stability requirement for the 
2 
references. Bandgap references have been and will continue to be widely used for precision 
on-chip voltage sources. A study of bandgap reference designs reported in the literature along 
with the comparative strengths and weaknesses of the varying approaches is necessary for the 
practical design of high performance references. In all of the bandgap references considered 
in this study which likely included all of the widely used references and several less-popular 
structures, we observed the conspicuous absence of an explicit relationship between the 
output voltage and temperature. The conventional approach to designing bandgap references 
which is based upon an expression for the reference output voltage that involves circuit 
variables dependent on the reference circuit itself does not give much insight into the merits 
of a design and does not provide a method for making fair comparisons between different 
bandgap architectures. In this work, the temperature characteristics of BJT's and 
correspondingly the temperature characteristics of bandgap references are developed in a 
way that provides an explicitly characterization for the output voltage of the bandgap 
references. Within the context of this explicit relationship, temperature stability properties of 
references are explored. The explicit relationship provides improved insight into performance 
potential and limitations of bandgap architectures and is useful for the design of high-
performance bandgap references. 
Another part of my work includes the development of a digital calibration algorithm 
for calibrating pipeline ADCs. The randomness in fabrication processes causes errors in 
matching-critical circuits. This effect becomes more problematic as feature sizes go down 
and performance requirement goes up. As a result, design techniques for making robust 
designs insensitive to these errors are highly desired. One of the most promising ways of 
doing this is to make the analog part as simple as possible and take advantage of digital 
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calibration to calibrate the error out. In many data converter circuits, the analog portion 
consumes more area than the digital part, and with most existing approaches, the analog area 
increases geometrically with linear increases in specifications. Considering that silicon area 
in advanced fabrication process is getting more and more expensive while yield is invariably 
inversely proportional to chip area, allocating more area to the analog part of an integrated 
circuit is not a favorable solution. In contrast, making the analog part simple, which is 
equivalent to making the chip size smaller, is a much more appealing approach. In addition to 
the savings in area and cost, making the analog part simple eases the design since analog 
designs are usually not automated while many of the digital parts of a circuit can be 
synthesized with CAD tools. Simpler analog designs often come with smaller devices and as 
a result, reduced parasitics. This is very attractive in applications with high speed 
requirements and stringent frequency domain specifications. In the literature, there have been 
repeated attempts at using calibration to improve the performance of high-resolution data 
converters, including some impressive work from Iowa State. Unfortunately, experimental 
results obtained with most of these structures do not provide performance at a level that is 
competitive with what is attainable with good non-calibrated designs coming from industry 
today and thus industrial adoption of these calibration methods is limited. This is, in part, due 
to the complexity of some of the calibration algorithms, due to the dependence of some 
methods on model accuracy, and due to the interruptions of the signal path internal to the 
data converter required for implementation of the calibration algorithms. The digital 
calibration algorithm I propose is based upon the output of a standard histogram test 
generated from applying imprecise test signals directly to the input of the ADC without any 
interruption of the flow of signals internal to the pipeline. With this approach, a pipeline 
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ADC can be calibrated with only a small implementation overhead. By doing this, the design 
requirements for the analog portion of the ADC can be relaxed while achieving exacting 
performance with the calibration. 
Also included in this thesis is a new layout technique for improved matching 
accuracy. After the schematic design and functional verification is completed, a layout of the 
circuit must be generated. In matching-critical applications, layout is very important and 
plays a key role in the performance or yield that is ultimately obtained. Poor layout 
techniques can totally ruin a very good circuit design and even those that are very 
experienced at matching-critical layout are limited by the lack of proven methods that will 
maintain good matching in the presence of higher-order gradients of process parameters 
inherent in essentially all fabrication processes. We have recently introduced a new layout 
method [1] that offers potential for yield enhancement in matching-critical applications with 
some promising results. The layout method I am introducing has a very simple topology that 
can be used to cancel high-order gradients in parameters of circuit elements such as those in 
the models of MO S transistors or higher-order gradients in resistors or capacitors thus 
providing better matching accuracy than is attainable with the widely-used common-centroid 
layout techniques that only provide cancellation of mismatch associated with linear 
gradients. . 
The organization of the thesis is as follows. A study and explicit characterization of 
bandgap references is presented in Chapter 2. This is an extension of work presented at the 
2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006) [2], Chapter 3 is 
comprised of a description of the digital calibration algorithm for calibrating pipeline ADCs. 
This is based on a paper presented at ISCAS 2005 [3], A layout strategy for canceling 
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gradient effects, which is based on another paper presented at ISCAS 2005 [4] and some 
subsequent results are discussed in Chapter 4. Chapter 5 constitutes conclusions. 
6 
CHAPTER 2 EXPLICIT CHARACTERIZATION OF BANDGAP 
REFERENCES 
2.1 Introduction 
A stable and precision voltage reference is an essential part in many analog and 
mixed-signal integrated circuits and systems such as phase-locked loops (PLLs), memories 
and data converters. Since its introduction by Widlar [5] in the 1970% the basic bandgap 
reference and its different variations [6-9] have been widely used in the implementation of 
on-chip precision voltage reference sources in bipolar and CMOS processes. Over the years 
since the work of Widlar, considerable effort has been made on improving the performance 
of basic bandgap circuits to meet the ever-increasing temperature stability requirements or 
specific needs from different applications. Different techniques such as laser trimming [6,7], 
curvature compensation [10-12], op amp offset cancellation [11], etc, have been employed 
individually or jointly to minimize the temperature drift of the reference voltage in 
continuous-time or discrete-time systems. In addition, new architectures [9,13] have been 
developed which provide for extensions to low voltage or current mode applications. 
In spite of the continuous technology innovation and the ensuing performance 
improvements, not much attention has been focused towards the theoretical analysis and 
characterization of bandgap references and hence little progress has been made in the field. 
The formulations that almost every author of the works mentioned above used when 
introducing their circuits were almost the same as what came with the proposing of the basic 
bandgap reference concept more than 30 years ago. The expression of the reference voltage 
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usually involves a BJT's base-emitter voltage, which is a function of the current flowing in 
the device, and neither a process parameter nor a design parameter. These formulations 
involving convenient parameters did a good job in demonstrating the concept but failed to 
provide a closed form explicitly expression for the reference voltage, making it difficult to 
determine the performance potential and limitations of different structures and making it 
difficulty to fairly compare the relative merits of the different architectures that have 
appeared in the literature. Accurate modeling is essential for understanding and 
characterizing the bandgap circuit, especially as the temperature stability requirements 
increase. 
This work addresses the issue of analytical characterization of bandgap references. 
An explicit model of the circuit and formulations only involving process and model 
parameters is derived after an investigation of the I/V characteristics of bandgap references. 
The temperature stability of bandgap reference is then analyzed based on this model. 
The rest of the chapter is organized as follows. The modeling of temperature 
dependence of the BJT is discussed in Section 2.2. A review of the bandgap reference 
concept is presented in Section 2.3. Analytical modeling and explicit characterization of a 
bandgap circuit along with a practical example are given in Section 2.4. A conclusion of this 
work comprises Section 2.5. 
2.2 Temperature Dependent BJT Model 
The BJT (or pn junction) is widely used in bandgap reference design because of the 
special temperature characteristics of the pn junction. Although nowadays most of the larger 
analog and mixed-signal circuits are fabricated in CMOS processes and use only MO S 
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transistors, the bandgap reference is usually an exception where either a parasitic BJT or a pn 
junction is used for the temperature-sensitive part of the bandgap reference. There has been 
some research on CMOS only references that do not use a pn junction , but the BJT (or pn 
junction) is still overwhelming the device of choice in bandgap design because of what most 
believe is better performance and lower design complexity. A study of the BJT's temperature 
characterization is fundamental to BJT-based bandgap reference design. 
The collector current and the base-emitter voltage of a BJT has an exponential 
relationship given by 
(2.1) 
where Is is the saturation current, Vr = kT/q, k is Boltzman's constant, T is the temperature in 
K and q is the charge of an electron. The parameter Is is a process and design parameter and 
can be expressed as 
1$ = J, (2.2) 
where Js is a geometry-independent process parameter and A is the area factor of the device, 
determined by the sizing of the device. Trivially, it follows from (2.1) and (2.2) that 
(2.3) 
The temperature dependence of the relationship between VBE and Ic is significant but 
beyond the component due to VT. This is not apparent from (2.1) since a significant portion 
of the temperature dependence is embedded in the parameter Is. 
If the temperature dependence of Is is included, it can be shown that the relationship 
between collector current density and the base-emitter voltage at a temperature T is related to 
that at a temperature T0 by the expression [5] 
(2.4) 
where Fgo is the bandgap voltage, Jc is the collector current density and m is a temperature 
independent constant. 
Equation (2.4) is useful for relating the operating point at a temperature T to that at a 
temperature T0. The terms Jc(TO) and VBE(TO) in (2.4) are convenient to use but are related to 
each other and are both functions of the current flowing in the device. As such, neither is a 
process parameter nor a design parameter. Almost all authors simply gloss over this fact and 
do not address what information is really carried in these terms or where they come from. 
Regardless, the functional form of (2.4) is widely and almost exclusively used when bandgap 
references are discussed [5-7]. It is important to emphasize that (2.4) should not be viewed as 
an equation that models the BJT (or diode) because the parameters Jc(TO) and VBE(T0) are not 
model or port variable parameters. 
Equation (2.4) does not look like the standard diode equation but the relationship to 
the standard diode equation becomes apparent by rewriting (2.4) as 
= ^ J ^ , (2.5) 
T 
where Ic(T) is the collector (or diode) current, VTo=kTo/q, and A is the emitter area factor. The 
standard parameter Is of (2.1) that appears in the diode equation is thus 
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I s { T )  =  J c f o ) A '  
VBE(tO) f ^ Va0{ T 
T 
(2.6) 
The temperature dependence on Is is explicitly shown in this equation. Actually, 
SPICE uses a slightly different partitioning of (2.5) as shown in (2.7) 
'c(T) = Jc(Ta)Ae 
VBE (TQ 
T 
Pr Tn-1 
V B E { T )  
VT (2.7) 
If the term in brackets in (2.7) is defined to be the parameter 7% that is 
^-(r,)= 
^BE (Tp 
(2.8) 
then it follows from (2.7) and (2.8) that the current can be expressed as 
4(r) = 4r(r„) (4- r, 
T 
(2.9) 
The parameter Isx(To) is a model parameter that is only dependent upon the process and the 
geometry of the device and (2.9) is a model equation that characterizes the device. The 
choice of the temperature at which the parameter Isx is defined is arbitrary but must be the 
same as the temperature 70 used in (2.9). Note that neither of the parameters Jc(T0) and 
VBE(TO) appear in (2.9) however a relationship between these parameters can be seen by 
referring to (2.8). 
Since the choice of the temperature used is arbitrary, the model of (2.9) is not 
dependent upon T0. To show this, first, rewrite (2.9) as 
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'c(T) = \hAT„Kme 
qVoo 
kT« 
VBE (T M'gO 
Y m e  V T  (2.10) 
In (2.10), notice that all the T0 dependent terms are included in the braces and the term in 
brackets is not dependent upon T0. Since Ic(T) is not dependent on To, the term in braces 
must be independent of To, even though the expression does not look like a T0 independent 
term. If we define the term in braces to be Isx, that is 
ISX - ISX fc )T0 
Then, substituting (2.11) back to (2.10) gives 
l c ( T )  =  
~
m
e kT0 (2.11) 
f ~VG0 
VT g  ^ (2.12) 
V _ V 
It may be useful to explicitly show the dependence of the emitter area on the collector current. 
To show this explicitly, define the term Jsx by the expression 
L 
T SX ~ ' 
where A is the emitter area. Then (2.12) can be expressed as 
"^1 Wr) 
4(r)= 
(2.13) 
f ~VG0 
J SX A 
VT 
V _ 
(2.14) 
Jsx is a process parameter and since the model is independent of To, it must be concluded 
that is independent of T0. Comparing (2.3) and (2.14), it is apparent that 
12 
T S J SX 
m „ Vr (2.15) 
It is often more convenient to work with a model equation that has an explicit 
expression for VBE- Exponentiating (2.3), an equivalent model equation is 
Fgg =^ln(/c)-^ln(^v4). (2.16) 
Substituting (2.15) into (2.16) gives 
Vbe ~ VT ln(/c ) + (Too ~ VT (ln(7sxA)+m ln(/'))). (2.17) 
The second term on the right hand side of (2.17) contains no port variables and, as such, 
when analyzing circuits, it appears as a constant. It is more convenient to represent this 
constant by a parameter# . With this notation, VBE can be expressed as 
VBE = VT \n{lr ) + 9 (2.18) 
where 
0 - VG0 - VT (ln(j5Xyl)+ m ln(r)). (2.19) 
The emitter current and the base current will be assumed to be related by the expressions 
I c - cd E (2.20) 
and 
4 ~ P^B : (2.21) 
where 
13 
= (2.22) 
1 -a 
2.3 Review of Bandgap References 
Voltage references are circuits that have an output signal that has units volts that are 
ideally fixed at some predictable value over the temperature range of interest. Since in reality 
the voltage on any node in any circuit has some supply voltage and temperature dependence, 
the variation of the reference voltage due to these environment changes is the most important 
specification for assessing the performance of a reference. 
One of the easiest ways to build a voltage reference is to use a voltage divider to 
generate a voltage proportional to the power supply. However, since the reference voltage is 
just a fraction of the power supply, the reference suffers from a poor power supply rejection 
ratio (PSRR), which means the reference voltage is sensitive to changes in the supply voltage. 
Other ways of generating a reference voltage includes making use of the threshold voltage of 
a MO S transistor, or the voltage across a pn junction, or the breakdown voltage of a zener 
diode. The threshold voltage of a MO S transistor and the voltage across a pn junction usually 
are quite temperature dependent. The zener breakdown voltage of a diode may exhibit 
reduced temperature dependence but a good zener diode may not be available in many 
CMOS processes. 
A more temperature stable voltage reference can be built by combining two voltages 
with different temperature characteristics. The main idea is to generate two intermediate 
voltages, one with a positive temperature coefficient and one with a negative temperature 
coefficient and then make the reference output a weighted addition of these two signals 
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where the weight is chosen so that the sum has a zero temperature coefficient at the desired 
temperature. The structure of such a reference is shown in Figure 2.1. 
Positive 
Temperature 
Coefficient 
(PTC) 
XP 
Negative 
Xn Temperature 
Coefficient 
(NTC) 
XoUT 
Figure 2.1 Basic structure of temperature stable reference circuits 
With this structure, the Positive Temperature Coefficient circuit has an output XP that 
satisfies the relationship 
(2.22) 
and the Negative Temperature Coefficient circuit has an output XN that satisfies the 
relationship 
SXjT) 
dT 
- W n < 0 • (2.23) 
The output is given by 
XOUT ~  X N + K X p  (2.24) 
It thus follows from (2.24) that 
6T 6T 6T 
(2.25) 
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The output will have a zero temperature coefficient at the output at a temperature TINF if K in 
(2.25) is adjusted so that 
OUT 
dT 
an 
r=r„ dT 
+ KSX> 
T=Tn dT 
= 0 (2.26) 
T=T,A 
Bandgap reference is widely used for on-chip reference voltage generation because a well-
designed bandgap reference can have very low temperature dependence. A bandgap 
reference uses VBE of a BJT and the VBE difference between two BJT's as the NTC and PTC 
part in Figure 2.1 respectively and thus the combination of the two voltages can be quite 
stable if K is chosen properly. 
It follows from (2.17) that the base-emitter voltage of transistor can be expressed as 
vBE - VGO + (' / (ln(/, )-ln(./;)V^)-/77In(T))). (2.27) 
The bandgap voltage appears as the first term on the right hand side of this equation. 
Under the assumption that Ic is independent of temperature, differentiating (2.27) 
with respect to T gives 
6F, BE 
ÔT In y 
- m{1 + ln(r )) (2.28) 
Substituting (2.12) into (2.28) results in 
ôVBE _ k 
6T * 
- m + (2.29) 
At room temperature, this is approximately given by 
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6F, BE 
ÔT 
= 8 .6x10 
r=r_=3oo°^ 
-2.3 + 0.65-1.2 
25x10^ 
5-2.1/MF/°C. (2.30) 
Although the collector current may not be constant or it may be difficult to maintain a 
constant collector current, if the current is relatively independent of temperature, VBE will still 
have a negative temperature coefficient and the voltage value will depend substantially on 
the bandgap voltage. The VBE voltage is usually used as the NTC voltage when designing 
voltage references following the approach described in Figure 2.1. 
Consider now the difference of two base-emitter voltages. It follows from (2.17) that 
this can be expressed as 
VBE 2 VBE\ ^'BE —In 
q 
( J .  ^  
C2 
y 
T (2.31) 
If the ratio of the two current densities is independent of temperature, then this difference is 
linearly proportional to temperature. If the ratio of current densities is larger than unity to 
make the natural logarithm of the ratio positive, then we say this voltage is Proportional To 
Absolute Temperature (PTAT) and the derivative is given by 
- fan ) _ & 
dT 
= —In 
q 
o, ^ C2 
y 
(2.32) 
As an example, if the logarithmic function is 1, then at room temperature the PTAT voltage 
is 
=8.6x10  '  x300  =  25 .8mF,  (2.33) 
and the derivative is 
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DTYBE2 ~ VBE\ ) 8.6x10' =86/#/°0. (2.34) 
dT r=Tn=300°^ 
The PTAT voltage is often used to generate the PTC voltage in the bandgap circuits when 
designing voltage reference following the approach of Figure 2.1. 
Voltage references using the architecture of Figure 2.1 with a circuit that presents 
A VBE for the positive temperature coefficient block and the VBE voltage for the negative 
temperature coefficient block are termed bandgap references. Even though A VBE has a 
positive temperature coefficient, it is about a factor of 23 smaller than the negative 
temperature coefficient of VBE, suggesting a large gain in (2.26) is needed to obtain a zero 
temperature coefficient if VBE and A VBE discussed above are used in the bandgap reference. 
2.4 Characterization of Bandgap References 
The circuit shown in Figure 2.2 is a widely used bandgap circuit that has been around 
since the mid 1970's [7] and is a circuit that is still widely used. 
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Figure 2.2 A typical bandgap circuit 
Consider now the circuit shown in Figure 2.2. A routine analysis, under the 
assumption that the op amp has infinite gain yields the following set of equations 
IE\R-2 + Vbei ~ VBE2 
VREF ~ VBE2 + El + IE2 )^1 
(2.35) 
(2.36) 
1C\ ~ ' R, 
(2.37) 
y = ^DD " ^C2 
R, 
(2.38) 
The collector currents Ici and Ici relate to the emitter currents by the expressions 
I CI a\I E\ (2.39) 
IC2 ^2^E2 (2.40) 
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where the parameter a relates to P of the transistors by the expression 
a - • P 
1  +  p  (2.41) 
Equations (2.35) through (2.40) constitute a set of 6 equations in the 8 unknowns 
{VREF, VC2, VBEI, VBEI, ICI, Ici, IEI, 11-.2 J. Two additional equations are needed to obtain a 
complete set of independent equations that can be solved to obtain the voltage VREF- These 
two equations are the I-V equations that characterize the two transistors QI and O2- In the 
classical approach, the functional form of (2.4) is used for these two additional equations. In 
what we term the To-independent approach, the functional form of (2.14) is used for these 
two additional equations. 
2.4.1 Standard T0 Dependent Analysis 
Following the standard approach, the two remaining device equations are 
(2.42) 
(2.43) 
Solving equations (2.35)-(2.43) gives 
Vbei VBEI ~ ^ BE ~ 
f 
—In 
q 
AE 1 R3 
V A-E2 ^4 J 
T (2.44) 
Thus the voltage AVBE is a PTAT voltage. It follows from (2.35)-(2.44) that 
20 
VREF ~ VBE2 + „ 
2 
i + 
a 
R 
AF. (2 45) 
4 J 
Equation (2.45) shows that the reference voltage is the sum of terms that depend upon 
a VBE voltage and a AVBE voltage. This is an important relationship which provides the key 
functional relationship present in essentially all bandgap references. 
Substituting for VBE2 and AVBE from (2.43) and (2.44) into (2.45) gives the 
relationship 
VREF - vn 
A 
R, 
i - L  
T 
f 
+ VBE2 (T0 )— + 
r /MAT. rT 
A 
1 + ^ L^L 
(%2 ^4 J 
—In 
q 
Tn 
fASLR1'" 
V^E2 ^4 J 
In 
kT, 
-V- +—In 
T a 
J c M  
J c M  
>T 
(2 46) 
It follows from (2.35)-(2.41) that 
T ~ a ^3 AFg£ 
1  0 2  U \  
& ^2 
(2.47) 
Observe from (2.44) and (2.47) that LA is a PTAT current. Since the current ratios for Q2 at 
two temperatures are equal to the current density ratios, it follows that 
J C 2  ( T )  T  
^02(^0) To 
(2 48) 
This can now be substituted into (2.46) to obtain 
V m ( T ) = V „  
\ 
i - L  
T 
f 
T /MAT, rT 
— In 
A 
R, 
+ VBE2 {T0 )— + 
A 
1 + 
oc2 R4 J 
—In 
q V A-E2 ^4 J 
>T 
(2.49) 
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Equation (2.49) is where most authors stop in the analysis of the bandgap reference 
circuit but, unfortunately, it still contains the term VBE2(TQ) which is neither a model 
parameter nor a circuit parameter. We will now use (2.49) to obtain the inflection point 
following a classical analysis. 
By definition, VwaCI'O) is independent of temperature. Thus we can express VREF in 
(2.49) as 
VREF -a + bT + cTln-p- (2 50) 
where 
a = V, 
GO (2 51) 
b = -VG0 , VBE2 fc) | ^1 L | ai R3 
Tn Tn ^2 V ^2 ^4 J 
—In 
q V^E2 ^4 J 
(2.52) 
c _ { m - \ ) k  (2.53) 
The parameters a, b and c are not dependent upon temperature. Differentiating VREF 
with respect to T and setting it equal to 0 gives 
f 
REF 
dT 
= b + c 
-1 + In (tJL) ) 
y T ) )  
= 0 (2.54) 
This expression can be solved for Tto determine the inflection point TINF as 
7 ^ = ^ ) 2  (—i) (2.55) 
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If we now want this derivative to be zero at To, it follows that b = c. To achieve this, 
the resistors must be trimmed so that 
( m - \ ) k  _  V G 0  |  VBE2(T0) |  R, ^ |  a, R3 
^ ^ ^ #2 V ^2 ^4 J 
—In 
q V A-E2 ^4 J 
(2.56) 
And when this trim is made, it follows from (2.50) that 
I. . Z 
VREF Ct + cT 1 + ln^- (2.57) 
or in terms of the circuit parameters 
v«r = va0 1 + lny-] (2.58) 
However, the trim as required to meet the conditions in (2.56) is complicated by the 
fact that VBE2(TQ) is dependent upon the trim components themselves. 
2.4.2 T0 Independent Analysis 
In this section the analysis will be repeated with complete removal of T0 dependence. 
This is achieved by using the To-independent model of (2.14). By taking the natural 
logarithm of this model equation we obtain the model equations for Q\ and O2 as follows 
VBEI = VT ln/cl +[f"go - VT \N{AELJ ) + m In 71)] (2.59) 
VBE2 = VT ln^c2 +[^GO ™ VT {ln(^£2^sx ) + m ln^}] (2.60) 
For convenience define the term in brackets to be the parameter 0 so VBE for the two 
transistors can be written as 
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Vbei ~ Vf ln 7C1 + 0l (2.61) 
VbE2 ~ Vf ln^C2 + ^2 (2.62) 
where 
9\ - VG0 - VT(ln{aeiJs x)+m\nT) 
#2 = VG 0  -VT ( ln(yl £ 2J s x)+m\nT) 
(2.63) 
(2.64) 
The parameters 6l and 62 are dependent only on the device model and on 
temperature but are not dependent upon the circuit in which the device is used. 
Following the same approach as used in the previous analysis, we can get 
VBE2 VBE\ — AKgg - —In 
V A-E2 ^4 J 
T (2.65) 
and 
VREF ~ VBE2 + „ 
2 
1 + a 
V V R 
AF. 
4 y 
(2.66) 
which are the same as (2.44) and (2.45) obtained in the previous analysis. Solving (2.35)-
(2.40) and (2.62) gives 
VBE2 VT In rT-^^\n 
^ ^ 2  &  
AE I R3 w 
V AE2 R-4 J J 
+ 9n (2.67) 
Substituting from (2.64) for 02 into (2.67) gives 
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VBE2 - VG0 + (l - m)VT ln T + VT In 
r, a, & 
^2^IRI'JSX ^4 
In Aï ^3 
V ^£2 R4 J J 
(2.68) 
Substituting (2.68) and (2.65) into (2.66) we obtain the expression for Vj REF 
VREF - VT ln<{ 1 3 T—ln 
^2 & g' 
AE 1 R3 
V^£2 y 
+ ^ go -^zr(ln(/iSr2)+mlnr) 
—In 
f A f J? W XE1 
y^F2 
R, i?, i + 5_5_ 
oc2 R4 J 
T 
(2.69) 
Although this equation is more involved than (2.49), it can be observed that T0 
dependence and VBE dependence have been completely removed and, more importantly, it is 
a closed-form explicit expression that involves only circuit and model parameters. With some 
manipulations, (2.69) can be expressed as 
VREF — CIY + b^T + C^T In T (2.70) 
where 
a\ ~ VG0 (2.71) 
R 
R, 
1 + 
(%2 ^4 J 
f 
In Ae 1 R3 
V ^ £2 ^4 y 
+ ln 
k R3 
In 
-a, 
R3 Am 
V ^4 AE2 J 
Asa 2 ^2 
yy 
(2.72) 
c j = —(l -ni)  
q 
(2.73) 
When written in this form, the parameters a\, b\ and c\ are model and circuit 
parameters and are independent of temperature. 
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The inflection point can be readily calculated from (2.70) by taking the derivative of 
VREF with respect to T to obtain 
^F = »,+C|(l + lnr) = 0 (2.74) 
If b\ and c\ are fixed, this can be solved for Tto obtain the inflection point 
' (2.75) 
If the desired TINF is fixed, then it follows from (2.75) that the resistor values in the 
expression for b\ must be set so that 
\ = ~c\ (l + In Tinf ) (2.76) 
Substituting this expression for b\ back into (2.70) we obtain an expression for the reference 
voltage at the TJNF as 
Vref — a\ ~ c\TJNF (2.77) 
Substituting for a\ and C\ from (2.71) and (2.73) we obtain the value for VREF at the inflection 
point to be 
+—(»'-!) (278) 
Note that VREF is completely determined by the inflection point location and the resistors in 
the network can not be used to adjust VREF-
If the inflection point is placed at the desired operating temperature, TINF, then 
different references can be compared by considering how rapidly they open up way from the 
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inflection point. A good measure of this is the second derivative of the reference voltage 
evaluated at the inflection point. It follows from (2.74) that 
2 
6T' 
ci 
Tn 
(2.79) 
Equation (2.79) shows that the second derivative of the output voltage is independent of 
circuit parameters assuming perfect matching and ideal op amp. 
2.5 Conclusion 
Characteristics of bandgap references are explored and analyzed. Instead of the 
commonly used VBE involved approximate expression of the reference voltage output, an 
explicit close-form expression which is only dependent on process and model parameters are 
derived based on accurate modeling of bandgap references. This work helps better 
understanding of the bandgap references and inspiration of new bandgap reference design 
techniques. 
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CHAPTER 3 A COST-EFFECTIVE HISTOGRAM TEST-BASED 
ALGORITHM FOR DIGITAL CALIBRATION OF HIGH-PRECISION 
PIPELINE ADCS 
In this work, a self-calibration algorithm that corrects the linearity errors of pipeline 
ADCs with a sub-radix architecture, based on the results of simple code density tests, is 
presented. The proposed algorithm identifies discontinuities in an ADC's output histogram 
data, calculates correction codes for transitions in pipeline stages, and digitally calibrates the 
ADC's output codes. Simulation results show that the calibration can dramatically improve 
the linearity performance of ADCs. With this approach, the INL can be reduced from about 
1000 LSB in a sample uncalibrated ADC to less than 1 LSB in the calibrated ADC. Since this 
algorithm is based on conventional code density tests and uses only a few memory cells and 
simple logic circuits to carry out the calibration, this algorithm can be easily implemented on 
chip without requiring much area and the associated cost overhead. It also serves as a self-
calibration solution for high-speed high-precision pipeline ADCs. 
3.1 Introduction 
The pipeline architecture is widely used in high speed, high resolution analog-to-
digital converter (ADC) design. Particularly, the lb/stage and 1.5b/stage pipeline 
configurations with over range protection are often used, because each stage has a very 
simple structure and is relatively easy to implement. However, issues like capacitor mismatch, 
comparator offset, charge injection, and finite gain and nonlinear!ty of op amps all limit the 
28 
accuracy of ADC stages. Handling these issues directly is not favorable or even not doable. 
For example, the capacitor mismatch or comparator offset can only be reduced at the cost of 
large area consumption and it is impossible to achieve infinite or completely linear op amp 
gain. 
Over the years, great efforts have been made on improving the performance of 
pipeline ADCs. Error averaging [14] and analog calibration [15] techniques have been 
proposed but these techniques require elaborate calibration schemes and complex additional 
circuits which greatly increase the difficulty of circuit design. As compared to analog 
calibration, digital calibration offers some advantages because it is often simpler to 
implement, it often provides lower complexity, and it often consumes less area. Soenen and 
Geiger proposed an algorithm and architecture for digitally calibrating pipeline ADCs [16]. 
The circuit and the calibration scheme were so designed that the same hardware used in the 
calibration mode was used in the conversion mode. Karanicolas, Lee, and Bacrania also gave 
a simpler ADC architecture with an applicable digital self-calibration scheme [17]. All the 
previously reported digital calibration schemes inevitably require modification of the internal 
pipeline stages to allow external control during the calibration phase. This is not attractive, in 
part, because calibration which requires disturbance of the pipeline may introduce errors into 
the pipeline itself, especially when the ADC's resolution is high. Reuse of such calibration 
algorithms is difficult as well since architecture-specific calibrations are not applicable to 
ADCs with different architectures. 
In this work, a new algorithm for digitally calibrating pipeline ADCs is introduced. 
The calibration algorithm is based on results of input-output histogram tests so that it does 
not disturb the data path of an ADC during test and does not require external control of the 
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pipeline stages. Correction codes are calculated from the discontinuities in the histogram data. 
This digital calibration can be done with a small number of memory elements, a digital adder, 
and some simple control logic blocks. Furthermore, this algorithm does not require a 
precision ramp or any other precision signal for the input of the histogram test. All these 
features make this algorithm applicable for on-chip implementations. Simulations show that 
the INL of an example ADC can be reduced from about 1000 LSB originally to less than 1 
LSB after calibration, which is comparable to what the algorithm reported in [17] can 
achieve for nominally the same structure. 
The term "histogram test" has been used above and will be used throughout this 
chapter. To avoid possible confusion between the use of this term and use of the term 
"histogram test" in conventional production testing for INL measurements, some comments 
about this term in the context of the proposed calibration algorithm are in order. In the 
context of this thesis, a "histogram test" refers to generating a set of histogram data by 
applying a test signal to the input of the ADC. The requirements on the test signal are not 
critical and, in particular, have very lax requirements on linearity. Beyond providing inputs 
that excite all output codes modestly uniformly, there are few other requirements on the test 
signal. As such, the histogram data does not contain sufficient information to "test" the 
linearity of the ADC. It does, however, contain sufficient information to identify void code 
ranges and it is this information that is needed to calibrate the ADC. We refer to this 
generation of histogram data for the purpose of identifying void code ranges as a "histogram 
test". 
The rest of the chapter is organized as follows. In Section 3.2, the pipeline 
architecture is reviewed and a mathematical formulation of the pipeline data converter is 
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presented. The principle of the digital calibration algorithm is developed in Section 3.3. 
Implementation issues and simulation results appear in Sections 3.4 and 3.5 respectively. A 
conclusion of the work is presented in Section 3.6. 
3.2 Pipeline Architecture and Modeling 
Al-bit/stage pipeline architecture is shown in Figure 3.1. A sample and hold stage is 
not shown in the figure but is usually needed in front of the pipeline to hold the input voltage 
when the 1st stage is doing conversion and the Vin in Figure 3.1 actually comes from the 
output of the sample and hold stage. For each stage, the comparator compares the input 
voltage with 0, and gives a 1-bit digital output. The output voltage of the stage is determined 
by the input voltage and the comparator output, which can be described as follows. 
For any pipeline stage k,k= 1, 2, 3... 
4! 
Xu* - 2 x V,„,+^-V„fxd, (32) 
where Vm& and V()lll/: are the input and output voltages of stage A, respectively; d/: is the 1-bit 
digital output of stage A; and Vref is the reference voltage. 
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Stage 1 Stage 2 
x2 x2 Vin 
-Vref/2 Vref/2 -Vref/2 Vref/2 
Figure 3.1 A pipeline ADC architecture with 1 bit/stage resolution 
Due to issues such as capacitor mismatch, charge injection, comparator offset, and 
finite op amp gain, the output voltage of one stage may exceed the input range of the next 
stage, which will cause missing decision levels. This over-range problem can be avoided by 
intentionally setting the nominal gain of each stage to be less than 2 [17]. 
A modified pipeline ADC with one comparator per stage is shown in Figure 3.2. 
Although an actual implementation will often combine the gain blocks and summer into a 
single summing/amplifier block, it is useful for modeling a pipeline ADC. The comparator 
output that controls the two switches along with the gain blocks and summer and the two 
voltage sources Vru- and Vr2i- in each stage comprises a 1-bit DAC. In this structure the gain 
in the signal path is gn, gn, ....gin, where n is the number of stages. In a practical 
implementation, the gain and summer blocks and the DAC in the last stage are generally not 
included. The reference voltages are designated as Vru- and Vr2k for k=\,2,...n and the gains 
g2i, g22, ..g2n represent the gains from the DAC outputs in the corresponding stages. If the 
signal path gains are all the same and equal to gi, this is termed a "radix gi" structure. Thus, 
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the example in Figure 3.1 is termed a radix 2 structure. If the radix is less than 2, it is often 
termed a sub-radix structure. 
Stage 1 Stage 2 Stage n 
d-, d2 dn 
Figure 3.2 Block diagram of one comparator/stage pipeline architecture 
The modified ideal transfer characteristics of one stage of the more general pipeline 
architecture are shown in Figure 3.3(a). With an appropriate reduction of the signal path gain 
below the value of 2, the output voltage of every stage can be assured to be within the input 
range of the next stage even in the presence of errors such as capacitor mismatch and 
comparator offset. With such sub-radix structures, a pipeline comprised of n stages will not 
provide 2" digital output codes and thus will not provide n bit resolution. To compensate for 
this loss in resolution, additional pipeline stages can be added to provide enough redundancy 
in decision levels to resolve 2" distinct signal levels. The sub-radix structures will have 
missing codes in the output causing gaps or void ranges in the digital output codes. These 
gaps are necessary to provide over-range protection in the presence of process variations and 
the width of the gaps will change with the random variations of the gains and offset voltages 
in the pipeline ADC. If uncorrected, these gaps or void ranges cause unreasonably large INL 
and DNL. With calibration, these gaps in the output code can be removed. 
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Vout Vout 
Vref 
-Vref 
•Vref 
d=0 d=1 
-Vref 
d=0 d=1 
(a) (b) 
Figure 3.3 Ideal and actual transfer curve of a sub-radix pipeline stage 
A mathematical model of a one comparator/stage pipeline ADC with over-range 
protection obtained by using a sub-radix approach with extra pipeline stages will now be 
developed. In this model, it will be assumed that all stages are nominally the same and the 
target resolution after calibration is m bits where m<n. The nominal gains and DAC levels 
will be denoted as gmoM, giNOM, VriNoM and V^NOM- The offset voltage of the comparator of 
stage k is denoted as VOS/L-. Suppose for each pipeline stage 
1) The nominal value of the DAC gain is V2 that of the signal path gain, i.e. 
g2kNOM=gikNOM/2. As an example, we will set the nominal values to be giNOM=1.93 
and g2NOM=0.965; 
2) The comparator has an offset with nominal value VOSNOM=0; 
3) The nominal values of the reference voltages VriNOM and V^nom are -Vref and 
+Vref, respectively. 
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The comparator as well as the two amplifiers generally are adversely affected by a 
random input-referred offset voltage. Since a regenerative comparator that is noted for a 
rather high offset voltage is often used for the comparator, this offset voltage will be included 
in this formulation. The offset voltage of the amplifiers will be neglected for notational 
convenience but inclusion of the amplifier offset voltage does not fundamentally affect the 
approach used to model the pipeline stages. With these assumptions and an assumption that 
the amplifiers are linear, the transfer characteristics of stage k can be expressed as 
4 = 0  
4 =1 
(3.3) 
where 
(3.4) 
Solving for Vm& from (3.3) and (3.4) gives 
V„- = ^2- +1» vrl, + d, iai(vi2t - V,„t) (3.5) 
§1 k  § 1  k  S\ k  
For the 1st stage, we get 
^=a- + SaiVrll+d|S2L(vr2l-Vrll) 
§11 §11 §11 
(3.6) 
Since the 1st stage's output is also the 2nd stage's input, 
X,, = Vln2 = ^51+821 vrl2 + d2-Nx,, - vll2) 1  r l 2  u 2  
§12 §12 §12 
(3.7) 
Substituting (3.7) to (3.6) and doing this iteratively for all the n stages gives 
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v,„ = îd,-^ (v„, - Vrl,)+£-^Vrl, +4^. (3 8) 
11; II- 11-j=1 ;=1 i=i 
The last term on the right hand side of (3.8) is the residue of the last stage, which is 
always less than 1/2 LSB and is the quantization error of the ADC. The second term is a 
constant offset. The first term is the most important one, which shows that Vm can be 
accurately interpreted (up to n bit resolution) from the digital output as long as 
g2i(Vr2i - Vrh.|/f]gl; is known for all stages. 
3.3 Digital Calibration Algorithm 
A digital calibration algorithm will now be developed. By neglecting the last term in 
(3.8) and multiplying the two sides by ]~[gu , a normalized estimate for V,„, denoted 
as Vm , can be obtained. This can be expressed as 
V m = Z d , " , + C ,  ( 3 . 9 )  
i= 1 
where 
= g,,ng.JVr;'JV" (310) W, 
j=i+\ 2Vref 
and 
1=1 
V. ^ 
V j=m 2Vref j 
c = i  g 3 n & , ^  ( 3 D )  
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Since Vm is a normalized estimation of Vin, it should have the same linearity 
performance as Vm. If we interpret the digital output using powers of 2, essentially we are 
assuming giz=2 and g2,= 1, and Vr2,-Vri =2Vvcl for all z's, then (3.9) becomes 
V:=^d,2- -^2—' . (3.12) 
z = l  i=1  
Comparing (3.9)~(3.11) with (3.12), we can see that for the sub-radix configuration 
since the gain is intentionally set to be less than 2, the actual value of wt is less than 2n"z. If 
the sub-radix approach is to be effective at providing over-range protection, the nominal gain, 
at least in the earlier stages, must be reduced enough to cause gaps (alt discontinuities) in 
the output codes even under worst-case parametric variations, that is, codes which will not 
appear as an output of the ADC for any input. Calibration requires removal of the 
discontinuities. 
To remove the discontinuities in the output codes, a good estimation of the W j 's is 
needed. Direct measurement of parameters such as g,, Vri, and V,-2, is infeasible. Fortunately, 
there exist digital calibration algorithms that can effectively calculate wt without knowing the 
exact value of these parameters. The algorithm proposed in [17] tried to measure the jump in 
the transfer curve (S1-S2 in Figure 3.3(b)) of each stage, which is essentially wt. However, 
there are two potential problems associated with this algorithm. First, the algorithm actually 
doesn't measure S1-S2, it measures Sl'-S2' shown in Figure 3.3(b) instead. Because of the 
nonlinear!ty of the op amp, S1-S2 and Sl'-S2' may not be the same and this will become 
more problematic when the ADC's resolution increases. Second, the pipeline is interrupted 
and externally controlled when implementing the calibration algorithm of [17], which means 
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the pipeline in the calibration mode may not be the same as that in conversion mode. Thus 
the correction code may not accurately represent the pipeline working in the conversion 
mode. 
A method for identifying the missing output codes will now be presented. We term 
this procedure the "histogram test". The calibration algorithm will be developed from 
knowledge of which output codes are present and which output codes are missing when input 
signals that span the input range are applied. To determine the missing output codes, we will 
excite the input with a continuous-time input signal that spans the input range. The input 
should extend a little above and a little below the nominal input range. This input signal 
might be a "ramp-like" signal although other input signals can be used. Code density 
information will be generated, specifically we will record which code bins have been excited 
and how often they are excited. The average number of samples per code bin is not critical 
since we are interested only in finding the gaps in the output codes and thus linearity of the 
input signal is of little concern. An input signal that provides an average of somewhere 20 
samples per non-empty code bin should be adequate. If plotted as a function of the raw 
digital output code, the histogram will have some ranges of consecutive codes with nonempty 
bins and other ranges of consecutive codes with empty bins. For notational convenience, we 
will refer to those ranges corresponding to empty bins as "gaps" and those ranges 
corresponding to non-empty bins as "code intervals". Thus, the histogram information could 
be viewed as a sequence of alternating code intervals and gaps with varying lengths for the 
code intervals and gaps. 
Figure 3.4 illustrates how the sub-radix structure affects the output histogram of an 
ADC. In Figure 3.4, the dashed line represents the overall transfer curve of an ideal ADC 
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with infinite resolution. If the first stage of that ADC uses a sub-radix structure instead, then 
the transfer curve will look like the solid line in Figure 3.4. Notice that there is a jump at 
about the middle of the transfer curve caused by the sub-radix structure, meaning that Vout is 
discontinuous. If in reality the ADC has 4 bit resolution, then for any Vin, the corresponding 
Vout according to the transfer curve must be quantized to fit into one of the 16 code bins. 
When doing histogram test, for a transfer curve like the dashed line in Figure 3.4, all the code 
bins will have similar counts. For a transfer curve like the solid line in Figure 3.4, a lot of 
code bins still have similar counts (codes 1-5,10-13 in Figure 3.4). There will also be code 
bins with 0 count (codes 0,7,8,15 in Figure 3.4), which we call "missing codes" and code 
bins where counts are >0 but smaller than other codes that are not missing (codes 6,9,14 in 
Figure 3.4) because the transfer curve is discontinuous and does not cover the whole output 
range corresponding to that code bin and these codes will only happen at the two boundaries 
between missing codes and unmissing codes. 
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V  o u t  A D  o u t  
V i n  
Figure 3.4 ADC's transfer curve with a sub-radix 1st stage 
Looking at the discontinuity problem from another viewpoint may now give us more 
insight about the relationship between the output codes and ADC characteristics. Notice that 
the discontinuities in the output codes show up as gaps composed of empty bins in the output 
histogram obtained from the histogram test. The gap's width is the difference between 
ADC's two outputs for two very closely spaced inputs. When using the digital output code to 
represent the input signal, there should be no gaps in the digital output code since inputs used 
to generate the histogram data should result in consecutive output codes. If all code bins that 
are not empty have approximately the same number of hits from the histogram test, the 
corrected output code corresponding to any output code should be the summation of the 
widths of all code intervals that are present before the output code plus the number of 
40 
elements in the current code interval that are less than or equal to the current output code. 
Because of quantization effects, the number of elements in code bins on the edges of the code 
intervals may be only partially full. Bins that are only partially full on the edges of code 
intervals will be either treated as empty bins or full bins, depending upon how full the bin is 
relative to the average number of elements in the bins internal to the code intervals. With this 
provision for handling the partially full bins on the edges of the code intervals, a modified 
histogram is obtained. With the modified histogram, we can now formalize a calibration 
strategy. 
Histogram-Test Based Calibration Strategy 
If I)i_ is the raw output code for the ADC that is part of a code interval in the modified 
histogram , the calibrated value for code D& is equal to the sum of the length of all code 
intervals corresponding to codes less than D& plus the number of elements in the code 
interval for code D& that are less than or equal to code D& where the code intervals are 
determinedfrom the modified histogram. IfDk is not a part of a code interval in the modified 
histogram, then either Dk-i or Dk+1 is a part of a code interval in the modified histogram and 
the calibrated value of D& is equal to the calibrated value of Dk-i or Dk+1 depending on which 
one is a part of a code interval in the modified histogram. 
Although conceptually straightforward, a direct implementation of this calibration 
strategy is difficult because storing a correction code for each output code requires too much 
memory if n is very large. When the nominal gain is set to be less than two, (3.9)~(3.12) 
show that the difference between V/ and Vm is caused by the difference between wf and 2IW 
in each stage i whose digital output dz=l, excluding a constant offset. 
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If Dj is an output code, and Dic is the calibrated value of A, then A, can be related to 
the code Dic by a correction code c, as given by the equation 
A. = A, — c (3.13) 
It can be observed that the correction code can be viewed as a quantization of 
V/n - Vm which can be thought of as a linear combination of the correction codes coming 
from each of the stages plus an offset. That is to say, if we can find a group of correction 
codes corresponding to the wr2n~' of each stage (each bit), defined as 
C b = ( C b l  C b 2  C b n )  >  ( 3  1 4 )  
then the correction codes c, for a specific output code A can be estimated by adding up the 
bit correction codes corresponding to those stages whose digital output is 1, plus the offset. 
That is 
c , = Z ) , x c „ + c „ ,  ( 3 . 1 5 )  
where 
A = (dh d2j dm) (3 16) 
A method for obtaining cb and cos will now be developed. Given the modified output 
histogram obtained from the histogram test, for any output code A that is in a code interval, 
the correction code c, can be calculated from the Histogram-based Calibration by summing 
the code interval widths up to obtain Dic and then use equation (3.13) to obtain 
c . - A  A ,  ( 3 . 1 7 )  
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The goal is thus to estimate Cbu in the following equation 
D x cbjt — C (3.18) 
where 
D 
iDl 
1> X ^21 •• dnl n 
D2 1 = ^12 ^22 •• dn2 i 
b V^ I N  ^2N dnN L 
(3.19) 
- (^61 ^62 (3.20) 
C = (q ^ .. (321) 
and N is the total number of output codes in the code intervals of the modified histogram. 
Last column in D and last element in c/„, was used for correcting the offset. 
We will now minimize the mean-squared error of the difference between the 
calculated correction code and that predicted by the D x cbit with respect to the n+1 elements 
in c b i t .  c b i t  should be chosen as 
cbit = argmin||C -Dxc| (3.22) 
, . d||C-Z)xc||2 
Solving — — = 0 gives 
6c 
(3.23) 
where D+ is the pseudo inverse of matrix D. Given the output histogram, 1) and C can be 
easily obtained and applying (3.23) will directly give cbit, which is the correction code for 
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each stage and the offset. After cbit is obtained, for any digital output D the corresponding 
correction code cj can be calculated as 
<=, = (0, l)xc1(, (3.24) 
3.4 Implementation and Performance Issues 
Equation (3.24) shows that instead of storing a correction code for each output code, 
we only need to store a small group of correction codes corresponding to each pipeline stage 
and an offset. The correction code for a particular output code can be easily calculated 
from cbit . As a result, when implementing the digital correction on-chip, the memory 
requirement is dramatically reduced (from the order of 2" to that of n, where n is the number 
of stages). And only an adder is needed for calculating the correction code of a digital output. 
However, according the formulation described above, the calculation of cbit from the 
histogram data needs to be done off-chip. How to implement this part on-chip is out of the 
focus of this work but some thoughts are given here. Since there are only (n+1) unknowns in 
cbit to be solved, there is a lot of redundancy in ADC's histogram data. Suspects are that only 
a small subset of the histogram data is needed while still resulting in a rather accurate 
estimation of Cbu. If this can be done, then the algorithm should be able to be totally 
implemented on-chip without too much hardware overhead. 
Since cbit is calculated based on I) and C, which are obtained from the histogram test, 
no interruption of the internal residue path of each pipeline stage is needed. The pipeline is 
exactly the same in the calibration mode as in the conversion mode. And since the algorithm 
uses the digital output, which changes when the input pass the trip point of the comparator, 
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the algorithm should give a better estimation of the voltage jump in the transfer curve than 
the algorithm proposed in [17]. 
3.5 Simulation Results 
The calibration algorithm has been applied to a 15-bit pipeline ADC in a MATLAB 
simulation. The pipeline is comprised of 17 stages, and each stage provides a 1-bit output. 
The nominal gains of the first 11 stages were set to be 1.93 and the nominal gains of the 
remaining 6 stages were set to 2 while each stage's gain is randomized with some standard 
deviation. For each stage, the comparator offset has a nominal value of 0 and Vref has a 
nominal value of IV while all of these are also randomized with some standard deviation. 
The last two bits were truncated after calibration to give a 15-bit digital output. 
Figure 3.5 shows the nonlinear!ty of a typical sample ADC considered in these 
simulations before calibration. Figure 3.6 and Figure 3.7 show the calibrated nonlinear!ty of 
the ADC after applying the algorithm proposed in this thesis and in [17], respectively. The 
un-calibrated ADC has a peak INL of about 1000 LSB at the 17 bit level. However, the large 
INL is caused by the gaps in the output codes introduced by the sub-radix architecture for the 
over-range protection purpose and hence does not represent the true nonlinear!ty of the ADC. 
It should be clarified that Figure 3.5 is a plot of INLk vs. the interpreted output code of the 
ADC. For codes that are missing, INLk is not well defined. However, the plotter used to 
generate the plot tends to connect all the points in sequence. As a result, the INLk in Figure 
3.5 for the missing codes are not true INLk but caused by interpolation of the two adjacent 
well-defined INLk's by the plotter and no real INLk data was there. After eliminating the 
discontinuities in the output codes, as shown in Figure 3.6, the proposed algorithm reduces 
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the INL to be less than 1 LSB and DNL is about 0.3 LSB after calibration, which is 
comparable to the result of applying the algorithm proposed in [17], which is about 1 LSB 
INL and 0.5 LSB DNL as shown in Figure 3.7. 
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Figure 3.5 ADC's linearity before calibration 
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Figure 3.6 ADC's linearity after calibrated using the proposed algorithm 
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Figure 3.7 ADC's linearity after calibrated using the algorithm in [17] 
3.6 Conclusion 
This work presents a method for digital calibration of pipeline ADC's. With this 
approach, correction codes are determined using results of a special histogram code density 
test. In contrast to histogram-based code-density tests used in production testing of INL and 
DNL that require very linear excitations, this code-density test is based upon determining 
only the presence or absence of output codes and hence does not impose stringent 
requirements on the performance of the source used to generate the output codes. No 
disturbance of the residue path internal to the pipeline is needed for the calibration. The 
algorithm can significantly improve the linearity of a pipeline ADC by removing the 
discontinuities in the output. The digital calibration can be easily implemented on-chip with a 
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small amount of hardware overhead. The algorithm can be applied to pipeline or cyclic ADC 
architectures with 1-bit/stage sub-radix structures or to multi-bit/stage converters with over-
range protection. In the latter case, some straightforward modifications to the formulation 
presented in this thesis are required. 
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CHAPTER 4 AN N™-ORDER CENTRAL-SYMMETRICAL LAYOUT 
TECHNIQUE FOR NONLINEAR GRADIENT CANCELLATION 
This work is focused on reducing the effects of higher-order gradients on the 
matching performance of circuit elements. A new layout structure based upon flexible 
central-symmetric cell placement is proposed. Theoretical analysis shows this technique 
provides cancellation of up to nth order gradient effects when matching two devices by using 
2" unit cells for each device. Simulation results show that the proposed technique gives better 
matching characteristics than other existing layout techniques in the presence of nonlinear 
gradients. Experimental results are presented which support the theoretical development. 
4.1 Introduction 
Mismatch between identically designed devices is invariably observed after 
fabrication and is due to the random variation in the properties of the materials used to 
fabricate the devices. Matching accuracy is the major factor that limits the performance of 
many analog and mixed signal integrated circuits. For example, matching accuracy of the 
sampling capacitors in the inter-stage switched-capacitor amplifiers directly affects the 
performance of a pipeline/cyclic analog-to-digital converter. The matching characteristic of 
current mirrors also plays a key role in many applications [18] [19]. 
Layout techniques for minimizing mismatch have become increasingly important for 
high performance circuit design since even a small amount of mismatch can significantly 
degrade the performance of a precision circuit. Over the years, great efforts have been made 
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in the study of mismatch and layout strategies [20]-[22], Previous studies have shown that 
the causes of mismatch can be attributed to either systematic or random variations. 
Systematic variations are associated with inherent differences in devices associated with 
shape, placement, or orientation. Random variations are generally comprised of two types. 
One is associated with local variations where it is assumed there is no correlation between 
the random parts of the material properties even if the separation is quite small. A second 
type of random variation is associated with variations that are correlated over dimensions that 
exceed the dimensions of the matching-critical devices. This second type is often termed a 
gradient effect. The magnitude, angle, and order of the gradients are random variables at the 
process level but in the region of the matching-critical elements on the die, they are 
systematic. These gradients do vary in both magnitude and direction from one location to 
another on an integrated circuit. The local random variations are usually modeled with a 
Gaussian distribution and the impact these variations have on matching performance is 
determined by tradeoffs that can be made between area and matching accuracy [21]. The 
mismatch contribution of the gradient effects may be comparable to or even larger than that 
associated with the local random variations [23]. If the random mismatch effects are 
sufficiently reduced by increasing area, gradient induced mismatch effects become the 
dominant contributors to the overall mismatch. Furthermore, increasing area to reduce the 
effects of local random variations often makes the gradient effects more significant. Since 
mismatch due to gradient effects can become the dominant factor degrading matching 
performance, the gradient effects should be carefully characterized and methods established 
to minimize the effects they have on matching. Despite the widely recognized importance of 
matching, layout strategies dealing with the gradient effects on matching are quite limited. 
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Closely placing matching-critical components somehow reduces the gradient effects, but 
does not cancel it. It is a widely accepted belief that the common centroid layout approach, 
which is widely used, compensates for linear gradient [24] effects but there is little in the 
literature to suggest which, if any, of the common centroid techniques compensate for 
higher-order gradients. A circular symmetry pattern [1] has the potential to cancel nonlinear 
gradients, but it is not area efficient and not practical since unit cells that comprise the 
structure need to be placed diagonally or in some particular angle with each other, which can 
not be easily realized in most of today's processes. In this work, higher-order gradient effects 
are studied and a practical area-efficient layout strategy that compensates for nonlinear 
gradients up to an arbitrarily selected order n is introduced. 
The rest of the chapter is organized as follows. In Section 4.2, a general mathematical 
model of high-order gradient effects is given. Section 4.3 describes a new layout strategy and 
shows how it can cancel nonlinear gradient effects. Section 4.4 provides simulation results of 
the proposed and existing layout strategies, respectively. Section 4.5 discusses experimental 
results and Section 4.6 concludes the work. 
4.2 Gradient Modeling 
Process parameters in semiconductor processes are often modeled by two-
dimensional polynomial functions, p(x,y), where (xj/) denotes lateral position relative to an 
arbitrarily-placed coordinate system on the die. The process parameters are distributed 
throughout a die. At a somewhat higher-level, the distributed process parameters in the 
regions occupied by devices such as resistors, capacitors, and transistors determine the 
parameters that are used by circuit designers in lumped models of these devices. These model 
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parameters include the resistance of a resistor, the capacitance of a capacitor, the threshold 
voltage of a MOSFET and most other parameters that are use to model these devices. 
Mapping between the distributed process parameters and the lumped device parameters is 
straightforward when the process parameters are homogeneous but can become quite 
complicated when the process parameters are not homogeneous. Various approximations to 
this mapping have been used in the literature, often without mathematical verification of the 
validity. No attempt will be made in this work to make a mapping between the distributed 
process parameters and the lumped model parameters but rather an assumption will be made 
that the model parameters can be modeled by a two-dimensional polynomial function 
evaluated at some predetermined point in the device. In what follows, devices will be 
comprised of parallel or series combinations of a unit cell and it will be assumed that each 
cell has a predetermined point (alternately reference point) that is geometrically invariant 
from one unit cell to the next and this point identifies the location of the unit cell on a die. 
With this assumption, a two-dimension polynomial function will be used to model a 
device parameter P for a group of unit cells and a cell located with reference point at (x,y) 
will have device parameter P(x, y). It will be assumed that the function P{x,y) is continuous 
and high-order differentiate in both x and y. As such, P{x,y) will be approximated by an nth-
order polynomial function in the variables x and y by the expression 
^ (4 1) 
2=1 
where pu is the kth-order polynomial that comprises P and where the constant part of P is 
included in p%. 
A parameter that only has a linear (1st order) gradient can be modeled as 
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f=Ak.y)=Gikj/)+o (4.2) 
where C  is a constant that is independent of x and_y. The function ( n (x,)>) is expressed as 
Gi(%,)/)=gi,o^ + go,i^ (43) 
and is termed the 1st order gradient component of the parameter P. g\ ,0 and go. i  are the linear 
gradient coefficients. 
If follows from (4.1) that an nth order gradient model of the parameter P can be 
expressed as 
= ^G,(x,x)+C, (4.4) 
2=1 
where 
G, k ^ ) = Z (4.5) 
J=0 
is the zth order gradient component of P. gjj.j is the coefficient of the/h polynomial term x'y'~J 
in the z'th order component (l,. 
Devices such as resistors, capacitors, and MO S transistors are generally comprised of 
two or more unit cells connected in either a series or a parallel configuration. It will be 
assumed that the corresponding parameter that characterizes the device is either the average 
of the parameters for each of the unit cells comprising the device or the sum of the 
parameters of the unit cells that comprise the device. For example, if the device is comprised 
as the series connection of unit cells that comprise the resistor, the resistance of the device 
would be the sum or the resistances of the unit cells comprising the device and if the device 
is a MO S transistor comprised of n units cells connected in parallel, the threshold voltage of 
the resultant device would be the average of the threshold voltages of the unit cells. Since the 
sum and average only differ by a constant, it will be assumed for notational convenience that 
the parameter of interest is the sum of the parameters of the unit cells. With this assumption, 
consider a device composed of m unit cells located at (xilyi)...(xmiym). If up to nth order 
gradients are taken into consideration, the device's parameter can be expressed as 
m m n 
f = Z k, J/,)=Z Z ^  k,.% ) (46) 
i=1 i=1 j=l 
For two identical devices A and B, ideal matching is achieved if 
^ ^ (4 7) 
The nth order gradient model of (4.4) or correspondingly the nth-order gradient model 
of (4.6) obtained by combining m unit cells is based upon representing the gradient in an 
arbitrarily-placed coordinate system on the die. It will now be shown that if the order of the 
model is invariant to translations of the coordinate system and, as such, the order of the 
model will not change if the origin is moved from (0,0) in the original coordinate system to 
the point (x0lyo) where (xoj'o) is any other point in the original coordinate system. To show 
this, observe that for order m larger than 1, substituting x with (x-x0+x0) and substituting y 
with (y-yo+yo), (4.4) becomes 
+c, (4.8) 
i=l j=0 
which can be rewritten as 
f k x) = Z (* - *0 + *0 y (y -.%) +.%) +ZÉ +C. (4.9) 
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Define T\ to be the 1st term on the right-hand side of (4.9). This is the term that 
contains the highest-order gradient effects. Expanding this term, it follows that 
I , ,  ;=0 V / V=0 \ y /y 
(4.10) 
Equation (4.10) can be rewritten as 
% = Z (^ - ^0 )' (y - + Z Z 0%; (^ - ^0 )" (y - )% (4.11) v.»-; 
j=0 j=0 k>0,l>0,k+l<n-\ 
where a*,/ is the coefficient of (x-xo)k(y-yo)1 • Notice that the order of the 2nd term on the right 
hand side of (4.9) and the 2nd term on the right hand side of (4.11) are both no greater than 
(n-1). That means (4.9) can be expressed in the form 
f k .y)=Z (* - *0 y (y - fo + Z +c (4.12) 
j=0 i=1 
where 
G;k^)=Z^,. J (4.13) 
;=o 
has the same form as (J,(X, y), but with different coefficients and where C is a constant. 
Equation (4.12) shows that the order of the gradient is invariant to the location of the origin 
of the coordinate system on the die and, as such, the order of the gradient is an inherent 
property of a parameter P. 
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4.3 Cancellation of Gradients to Nth Order with New Central-
Symmetrical Layout Structures 
A strategy for cancelling all gradients up to nth order that contribute to the mismatch 
of two nominally identical devices will be developed in this section. This strategy will be 
based upon a new layout strategy that has key symmetry properties that provide this 
cancellation. The term "central-symmetrical" will be used to denote all layout structures that 
have this property. A central-symmetrical layout structure can be thought of as an extension 
of the concept of a common-centroid layout in the sense that central-symmetrical layouts are 
common-centroid layouts with sufficient additional structure to provide cancellation of all 
gradient effects up to nth order. A description of a method for generating central-symmetrical 
layout structures or patterns follows: 
i) The 1st order form of the pattern is just any common centroid pattern. As examples, two 
widely-used common-centroid structures are shown in Figure 4.1. Common centroid 
layout patterns ensure the cancellation of linear (1st order) gradient effects. 
ii) An nth (n>l) order central-symmetrical pattern will be defined in terms of the (n-l)st order 
pattern. To define this, we will introduce the concept of a union structure. The "union 
structure" for the layout of two devices is the structure obtained by neglecting the 
distinction between the "A" and "B" unit cells in the device. The nth order pattern is 
composed of two (n-l)st order patterns whose union structures are symmetrical to a 
center Cn. The parity of n will now be considered in creating the nth-order central-
symmetric structure from the symmetrical union structures. 
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a) If n is odd, the unit cells of each device are central-symmetrical around Cn. That 
means for each unit cell of device A with reference point P, there is another unit cell 
of device A with reference point P' and the mid-point of segment PP' is exactly the 
symmetrical center Cn. 
b) If n is even, the unit cells of the two devices in one of the (n-l)st order patterns should 
be interchanged so that the position of device A's unit cells are central-symmetrical to 
device B's unit cells around Cn. That means for each unit cell of device A with 
reference point P, there is an unit cell of device B with reference point P' and the 
mid-point of segment PP' is exactly the symmetrical center Cn. Figure 4.2 and Figure 
4.3 show some high order (n > 2) central-symmetrical layout patterns. 
It will now be shown that nonlinear gradient effects up to order n are cancelled with 
nth order central-symmetrical layout structures. 
Suppose device A and device B are each comprised of m unit cells. 
i) If n=l, the parameter only has linear gradient effect. According to (4.6), the parameter of 
device A is 
(4.14) 
Similarly, the parameter of device B is 
(4.15) 
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(a) 
(b) 
Figure 4.1 Examples of 1st order central-symmetrical pattern 
(a) (b) 
Figure 4.2 Examples of 2nd order central-symmetrical pattern 
(a) 
(b) 
Figure 4.3 Examples of 3rd order central-symmetrical pattern 
The centroid of a device composed of m unit cells with reference points located at (xz, 
is defined to be (xc,yc) where 
1 
= mÇ: 
(4.16) 
yc 
m ' 
(4.17) 
58 
From (4.14) ~ (4.176), it is not difficult to show that (4.7) holds for arbitrary gradient 
magnitudes and arbitrary gradient directions if and only if XcA=XCB and yCA=yCB- This is why a 
common centroid layout structure provides for cancellation of linear gradient effects. 
ii) If n>l, since the higher-order patterns are constructed by duplicating lower-order patterns, 
the number of unit cells of each device, m, must be an even number. Now consider two 
cases depending upon the parity of m 
a) Ifn is odd 
Consider device A, according to the layout pattern, for a unit cell A, with reference 
point at (xm, y At), there must be another unit cell A,„_, with reference point at (XAm-tyAm-i) such 
that xAl-xCn=xcn-XAm-i and yAi-ycn=ycn-yAm-i- Thus for any 0 < j < n, 
k, - Jc )' = -km-, - Je y 0-18) 
Locating the coordinate system by choosing x0 and>'o in (4.11) to be xen and jv „ and 
then it follows from (4.18), (4.12) and (4.6) that 
m n-1 . . 
pA =EE(G;fc-.^-)+c') (419) 
i= 1 j=1 
Since unit cells of device B have the same central symmetry property, 
m n-1 , v 
P» = ZI (G'(^„yB,)+c) (420) 
i=1 j=1 
From (4.19) and (4.20), the difference between the parameter of device A and the parameter 
of device B is given by 
m n-1 , v 
^ (4.21) 
i=1 j=1 
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which means the mismatch due to the nth order gradient effect has been cancelled for n odd. 
b) Ifn is even 
According to the layout pattern, for a unit cell in device A with reference point at (x lf, 
y Ai), there is a corresponding unit in device B with reference point at (xBz, >'«,) such that x / t l-
xcn=xcn-xs, and n^)-r •„->'«/• Then for any 0 < j < n 
k, - )' = k - Jc )' k, - (4.22) 
Locating the coordinate system by choosing x0 and j'o in (4.12) to be xcn and jv „ and 
substituting (4.12) to (4.6), the parameters of device A and device B are given by 
m f n n-1 ^ 
^ =E ' (4.23) 
V=° I=L  J i=1 
and 
m f n n-1 ^ 
^ = E Ë )' k, - k., C (4 24) 
z=i v=° ;=i J 
If follows from (4.22) -(4.24) that (4.21) is still satisfied. Thus, the mismatch due to the nth 
order gradient effect is cancelled for n even. 
Since the nth order layout pattern is built from the (n-l)st order layout pattern, which 
will cancel the (n-l)st order gradient effect, the nth order pattern should preserve this property 
and also be able to cancel the (n-l)st order gradient. Following this argument, it follows that 
1st through nth order gradient effects are cancelled with an nth order central-symmetrical 
layout structure. 
60 
These observations can thus be summarized in the following two theorems. The first 
is a formalization of properties of common-centroid layouts that are well known. The latter is 
a new contribution coming from this work. 
Theorem 1 
If only linear gradient effects are present in the region where two devices are placed, 
then the mismatch of a parameter / between two nominally identical elements will 
vanish if a common-centroid layout is used. 
Theorem 2 
If only gradients up to order m are present in the region where two devices are placed, 
then the mismatch of a parameter / between two nominally identical elements will 
vanish if the layout is central-symmetrical of order n. 
Clarifications need to be made regarding the difference between this approach and the 
traditional approach for handling mismatch. Traditional approach of modeling mismatch 
usually makes the following assumptions: First, there is some physical parameter of the 
process that has some gradient and the gradient is mainly 1st order (linear) with negligible 
higher order terms. Second, the equivalent physical parameter for a device at a particular 
location and of a particular shape is a simple function of the device area or location (averaged 
integration of the local parameter value over the device area is usually taken without 
justification). The previous two assumptions usually results in an equivalent physical 
parameter that is the physical parameter value of a reference point of the device. The third 
assumption is that there exists simple relationship between the physical parameter and the 
electrical parameter whose mismatch we really care so that the gradient of the electrical 
parameter is mainly determined by the gradient of the physical parameter and they have the 
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same function form. Under these assumptions, common-centroid layout was claimed to be 
able to cancel the effect of linear gradient in physical parameter. However, some of these 
assumptions are made from conjecture without a good reason. Therefore a conclusion based 
on a bunch on questionable assumptions is doubtable. The first assumption is usually valid 
for a well controlled process. However, a common exception is that the thermal gradient 
around a power device is usually of high order. The second assumption is not obvious and is 
probably not valid in many cases. Taking integration over the whole area is definitely one 
way of taking count of each point's contribution, but not the only way and the reason why a 
function form is taken for the modeling purpose needs to be justified by theoretical analysis. 
The third assumption is not solid either. Even if the gradient in the physical parameter is the 
major source of the gradient in the electrical parameter, that does not imply any simple 
relationship between the functional form of the two gradients. A physical parameter that has 
linear gradient does not necessarily result in a linear gradient in the electrical parameter we 
want to match. The actual functional form of the gradient of the electrical parameter might be 
much more involved than that of the physical parameter due to the complicated mapping 
between them. Even if the two gradients seem to have strong correlation in some experiments, 
the modeling used in the second assumption need to be carefully studied to explain the result. 
The claim that common-centroid layout can cancel the mismatch caused by linear gradient in 
physical parameters is actually not valid in many cases. Its capability of canceling gradient 
effect is only limited to the linear gradient exist in the electrical parameter itself. 
The proposed approach does not try to match two devices by canceling the gradient 
effect in the physical parameters since the mapping between the physical parameter and 
electrical parameter changes is usually complicated and changes with different cases. The 
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proper modeling of this mapping is another topic worth studying but is out of the focus of 
this work. This approach only looks at the gradient effect exists in the electrical parameter 
itself while the relationship between the physical parameter's gradient and electrical 
parameter's gradient is untouched and assumed unknown. The reason for doing this is that it 
is the electrical parameter that we really want to match. This also generalizes the matching 
problem while avoiding going into details of different physical parameter dependence behind 
each different electrical parameters. Hence no effort was taken to model any such physical 
parameter dependence and no sloppy assumption was made on this dependence either since it 
is unnecessary. Although the mapping from the physical parameter to the electrical parameter 
is unknown, the electrical parameter will always show some gradient for devices spread out 
over an area and the order of this gradient is unknown either. However, the proposed layout 
pattern is still useful for improving the matching accuracy. Suppose a linear gradient in the 
physical parameter results in a 5th order gradient in the electrical parameter itself. Then we 
know that the 5th order pattern can ensure perfect matching. Even if 5th order pattern can not 
be used in layout, we know that 4th order pattern will give a better matching result than the 
3rd order one and the 3rd order one will be better than the 2nd order one. Obviously all these 
higher order patterns are better than common-centroid pattern. When doing this, how well the 
physical parameter is matched is not considered and is not of concern, since the increase in 
matching accuracy with the order number is inherently not affected by that. 
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4.4 Comparison of Different Layout Patterns and Simulation 
Results 
To evaluate the performance of the proposed layout technique, we did simulations of 
several existing layout structures and the proposed center-symmetric approach under 
different gradient conditions. The layouts we considered included 1st order (common centroid) 
through 5th order central-symmetrical structures. The structures of Figure 4.4 (a) - (e) are 
center-symmetric structures of order 1 through 5 respectively. A 2nd order circular symmetry 
pattern [1] is shown in Figure 4.4(f)) and a hexagonal tessellation [1] structure is shown in 
Figure 4.4(g). In an attempt to make a fair comparison, the same total device area was 
allocated for each layout structure. The center of all the test structures were placed at (0,0) so 
that the gradient effects to all the test structures would be similar. All the coefficients of the 
gradients were randomly generated and these values should not affect the validity of the 
simulation results since these coefficients are unknown in real case. The simulation results 
from one typical run are summarized in Table 4.1. 
Simulation results show that for n=l,...,5, the nth order gradient effects are cancelled 
for the central-symmetrical pattern of order n. This is consistent with the previous analysis. 
When using the hexagonal tessellation [1], only 2nd order gradient effects are cancelled. 
Simulation results also show that all gradient effects up to 3rd order are cancelled with the 
circular symmetry pattern. This is because in this pattern the placement of the unit cells of a 
device is central-symmetrical around the center of the circle. Then according to the analysis 
in Section 4.2 and 4.3, it should also cancel the 3rd order gradient. Compared with existing 
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layout techniques, the proposed central-symmetrical layout is more area efficient and flexible 
in cell placement. And it is easy to be extended to cancel any high order gradient effects. 
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Figure 4.4 Six layout patterns used in simulation 
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Table 4.1 Simulation results of different layout patterns 
Mismatch (%) 
Highest Order of Gradient Effect 
ft 2^ 3rd 5th 
Figure 4.4 (a) 0 2.77 5.22 7.43 10.39 
Figure 4.4 (b) 0 0 0.24 0.87 1.70 
Figure4. 4 (c) 0 0 0 0.01 0.068 
Figure 4.4 (d) 0 0 0 0 0.0023 
Figure 4.4 (e) 0 0 0 0 0 
Figure 4.4 (f) 0 0 0 0.026 0.18 
Figure4.4 (g) 0 0 0.26 0.50 2.24 
4.5 Experimental Results1251 
Several poly resistors were laid out in the TSMC 0.13 process using the proposed 
central-symmetrical layout. A test structure in a process run supported by Silicon Labs Inc 
was used to validate the concepts. For comparison, two pairs of resistors were laid out, one 
using the 2nd order pattern and the other using the 3rd order pattern, while the total area for 
the two pairs remained the same. The layout of the two resistor pairs is illustrated in Figure 
4.5. For the 2nd order pattern shown in Figure 4.5, each resistor was formed by paralleling 4 
unit cells and each unit cell took 1/8 of the total area. For the 3rd order pattern shown in 
Figure 4.5, each resistor was formed by parallel-series connection of 8 unit cells and each 
unit cell took 1/16 of the total area. More than 100 chips were measured and the systematic 
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mismatch data was extracted based on the model provided by the foundry. The measurement 
results showed that the resistor pair laid out using the 3rd order central-symmetric structure 
provided better matching that the structure with a 2nd order central-symmetric pattern. Due to 
intellectual property restrictions, details of the measured results can not be presented beyond 
the statement that experimental results are consistent with those predicted from the 
theoretical analysis introduced in this thesis. 
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Figure 4.5 Resistor placement in layout 
4.6 Conclusion 
The effects of higher-order gradients in model parameters were analytically 
characterized. Based on this analysis, a practical and area efficient nth order central-
symmetrical layout structure was introduced. In the implementation discussed in this thesis, 
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the nth order structure requires 2" unit cells for each device. It was shown that all gradient 
effects up to those of order n are cancelled with the central-symmetric layout structures. The 
proposed center-symmetric layouts are practical and provide excellent matching between two 
identically designed devices provided the order of the central-symmetric layout equals or 
exceeds the order of the largest gradient in the layout. 
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CONCLUSIONS 
Characteristics of bandgap references are explored and analyzed. Instead of the 
commonly used VBE involved approximate expression of the reference voltage output, an 
explicit close-form expression which is only dependent on process and model parameters are 
derived based on accurate modeling of bandgap references. Within the context of this explicit 
relationship, temperature stability properties of references are explored. This work provides 
improved insight into performance potential and limitations of bandgap architectures and is 
useful for the design of high-performance bandgap references. 
A self-calibration algorithm that corrects the linearity errors of pipeline ADCs with a 
sub-radix architecture was developed. The algorithm uses the histogram result of simple code 
density test, calculates correction codes for transitions in pipeline stages, and digitally 
calibrates ADC's output codes. Simulation results show that the calibration algorithm can 
dramatically improve the linearity performance of ADCs. Since the calibration algorithm 
requires only a small number of memory locations and simple logic during normal operation, 
this method offers potential for providing a self-calibration solution for high-speed high-
precision pipeline ADCs. 
The effects of higher-order gradients on the matching of two nominally identical 
devices were discussed. A new layout methodology that provides for cancellation of all 
gradient effects up to a predetermined order n for two nominally identical circuit elements 
was introduced. As feature size continue to shrink and performance requirements continue to 
increase, the design and layout of high precision nominally-matched components is 
becoming increasingly difficult. By making use of digital calibration and the geometric 
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characteristic of central-symmetrical layout methods, we believe the proposed digital 
calibration algorithm for ADCs and the central-symmetrical layout pattern provide some 
insights about how to design and layout high precision circuits. 
70 
REFERENCES 
[1], Chengming He, Kuangming Yap, Degang Chen, R. Geiger, "Nth order circular 
symmetry pattern and hexagonal tesselation: two new layout techniques cancelling 
nonlinear gradient," Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 
International Symposium on , vol. 1, pp. 237-240, May 2004. 
[2], Xin Dai, Degang Chen, R. Geiger, "Explicit characterization of bandgap references," 
Circuits and Systems, 2006. ISCAS '06. Proceedings of the 2006 International 
Symposium on, pp. 573-576, May 2006. 
[3], Xin Dai, Degang Chen, R. Geiger, "A cost-effective histogram test-based algorithm for 
digital calibration of high-precision pipeline ADCs," Circuits and Systems, 2005. 
ISCAS '05. Proceedings of the 2005 International Symposium on, vol. 5, pp. 4831-
4834, May 2005. 
[4], Xin Dai, Chengming He, Hanqing Xing, Degang Chen, R. Geiger, "An nth order 
central-symmetrical layout pattern for nonlinear gradients cancellation," Circuits and 
Systems, 2005. ISCAS '05. Proceedings of the 2005 International Symposium on, vol. 5, 
pp. 4835-4838, May 2005. 
[5], R. J. Widlar, "New developments in IC voltage regularots, " IEEE J. Solid-State 
Circuits, vol. 6, pp. 2-7, Feb. 1971. 
[6], K. E. Kuijk, "A precision reference voltage source," IEEE J. Solid-State Circuits, vol. 
8, pp. 222-226, June 1973. 
[7], A. P. Brokaw, "A simple three-terminal IC bandgap reference," IEEE J. Solid-State 
Circuits, vol. 9, pp. 388-393, Dec. 1974. 
71 
[8], Y. P. Tsividis and R. W. Ulmer, "A CMOS voltage reference," IEEE J. Solid-State 
Circuits, vol. 13, pp. 774-778, Dec. 1978. 
[9], E. A. Vittoz and O. Neyrund, "A low voltage CMOS bandgap reference," IEEE ./. 
Solid-State Circuits, vol. 14, pp. 573-577, Dec. 1980. 
[10]. G. C. M. Meijer, P. C. Schmale, and K. van Zalinge, "A new curvature-corrected 
bandgap reference, " IEEE J. Solid-State Circuits, vol. SC-17, pp. 1139-1143, Dec. 
1982. 
[11]. B S. Song and P. R. Gray, "A precision curvature-compensated CMOS badgap 
reference, "IEEE J. Solid-State Circuits, vol. 18, pp. 634-643, Dec. 1983. 
[12]. P. Malcovati and F. Maloberti, "Curvature-compensated BiCMOS bandgap with 1-V 
supply voltage," IEEE J. Solid-State Circuits, vol. 36, pp. 1076-1081, July 2001. 
[13]. E. Bruun and O. Hansen, "Current regulators for I2L to be operated from low-voltage 
power supplies," IEEE J. Solid-State Circuits, vol. 15, pp. 796-799, Oct. 1980. 
[14]. B.-S. Song, M F. Tompset, and K.R. Lakshmikumar, "A 12-b IMsample/s capacitor 
error-averaging pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 23, no. 6, 
pp. 1324-1333, Dec. 1988. 
[15]. H Ohara et al., "A CMOS programmable self-calibrating 13-b eight-channel data 
acquisition peripheral," IEEE J. Solid-State Circuits, vol. SC-22, pp. 930-938, Dec. 
1987. 
[16]. E. G Soenen and R. L. Geiger, "An architecture and an algorithm for fully digital 
correction of monolithic pipelined ADCs," IEEE Trans. Circuits Syst. II, vol. 42, pp. 
143-153, Mar. 1995. 
[17]. A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, "A 15-b 1-Msample/s digitally self-
calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1207-1215, Dec. 
1993 
[18]. P. Drennan, C. McAndrew, "Understanding MOSFET mismatch for analog design," 
IEEE J. Solid-State Circuits, vol. 38, issue. 3, pp. 450-456, Mar. 2003. 
[19]. Z. Wang, W. Guggenbuhl, "A voltage-controllable linear MO S transconductor using 
bias offset technique," IEEE J. Solid-State Circuits, vol. 25, issue. 1, pp. 315-317, Feb. 
1990. 
[20]. S. Lovett, M Wei ten, A. Mathewson, B. Mason, "Optimizing MO S transistor 
mismatch," IEEE J. Solid-State Circuits, vol. 33, pp. 147-150, Jan. 1998. 
[21]. M J. M Pelgrom, A. C. J. Duinmaijer, A. P. G. Welbers, "Matching properties of 
MO S transistors," IEEE J. Solid-State Circuits, vol. SC-24, pp 1433-1439, 1989. 
[22]. K. Lakshmikumar, R. Hadaway, and M Copeland, "Characterization and modeling of 
mismatch in MO S transistors for precision analog design," IEEE J. Solid-State Circuits, 
vol. SC-21, pp. 1057-1066, 1986. 
[23]. Eric Felt, "Measurement and Modeling of MO S Transistor Current Mismatch in 
Analog IC's," froc. pp. 272-277, 1994. 
[24]. A. Hastings, The Art of Analog Layout. Prentice Hall, New Jersey, 2000. 
[25]. Chengming He, Xin Dai, Hanqing Xing, Degang Chen, "New layout strategies with 
improved matching performance," Analog Integrated Circuits and Signal Processing, 
vol. 49, pp. 281-289, 2006. 
73 
ACKNOWLEDGEMENTS 
I would like to take this opportunity to express my thanks to those who helped me 
with various aspects of conducting research and the writing of this thesis. First and foremost, 
Dr. Randall L. Geiger for his guidance, patience and support throughout this research and the 
writing of this thesis. His insights and words of encouragement have often inspired me and 
renewed my hopes for completing my graduate education. I would also like to thank my 
committee members for their efforts and contributions to this work: Dr. Degang Chen and 
Dr. Zhengdao Wang. I would additionally like to thank Dr. Chen for his guidance throughout 
the research work and Dr. Wang for his inspirational teaching style and encouragement. 
